It is necessary to consider the system testability problems for electronic devices during their early design phase because modern electronic devices become smaller and more compositive while their function and structure are more complex. Multisignal model, combining advantage of structure model and dependency model, is used to describe the fault dependency relationship for the complex electronic devices, and the main testability indexes (including optimal test program, fault detection rate, fault isolation rate, etc.) to evaluate testability and corresponding algorithms are given. The system testability analysis process is illustrated for USB-GPIB interface circuit with TEAMS toolbox. The experiment results show that the modelling method is simple, the computation speed is rapid and this method has important significance to improve diagnostic capability for complex electronic devices.
Introduction
Modern military electronic devices such as military aircrafts, radar systems, missiles, etc become smaller and more compositive while their function and structure are more complex. So, the available test points become less and fault diagnosis is more difficulty for the modern complex electronic devices. Thus it is necessary to consider the system testability problems for electronic devices during their early design phase [1] . But most of the recent domestic and oversea references contribute to solve the test generation problem, and few of them solve the testability analysis and evaluate problems for complex electronic devices [1] [2] [3] . Here, we will introduce some testability indexes and algorithms to solve the testability evaluation for complex electronic devices.
Multisignal modelling
To evaluate testability for the complex electronic devices, at first it is necessary to decide which model to describe the fault dependency relationship of the devices. Combining advantage of structure model and dependency model, the multisignal model has much merit such as simply modeling, easy validation and rapid diagnosis capability, which are suitable to system testability analysis for complex electronic devices [4] [5] [6] [7] . The formal description of multisignal model as follows [4] [5] [6] [7] [8] [9] [10] :
(1) S={s 0 , s 1 , , s i , , s m } is a finite set of system states with 0 s denoting the "fault-free" sate of the system and s i (1 i m) specifying the different faulty states of the system; (2) T={t 1 , t 2 , , t n }is a n available binary-output tests; T is a priori probability vector of the system state s i (1 i m).
Testability indexes and algorithms
After acquirement of model, the next step is to design some testability indexes to evaluate the testability. The main testability indexes should include: optimal test program, fault detection rate, fault isolation rate, max ambiguity group size, unused tests etc.
Optimal Test Program
Generally the optimal test program is the test program with lowest cost measured in terms of time, manpower requirements, or other economic factors.
Considering the prior probability of each failure states and the test cost of each test, the expected test cost for a test program as follows [4, [7] [8] [9] :
Where P l denotes the ordered set of indices representing the sequence of tests applied to isolate the failure aspect s l . P l [j] is j-th element of the sequence P l , |P l | is the cardinality of the sequence P l . Given a suspected set of system states x S, upon applying a test t j , the ambiguity set can be reduced based on the outcome of test t j and the diagnosis matrix D. If the test t j fails, then the reduced ambiguity set x jf S would consist of those failure sources from x which can be detected by t j , i.e.,
Similarly, if the test t j passes, then the reduced ambiguity subset x jp S would consist of those failure sources from x which cannot be detected by t j , i.e., x jp ={s i | d ij =0, s i x}. Let h * (x) denote the cost of the optimal decision strategy starting from an ambiguity set x, DP (dynamic programming) recursion relating h * (x j ), h * (x jp ) and h * (x jf )can be written as [4, [7] [8] [9] :
Where the conditional probabilities of the reduced ambiguity subsets x jp and x jf are given by
The DP recursion is initiated with the known terminal conditions h * (s i )=0. When recursion is terminated, h * (S)=J * , the optimal expected test cost. The DP technique has storage and computational requirements of O(3 n ) for the basic sequential testing problem [8] . The optimal decision tree construction problem is NP-complete from above. AO * heuristic search algorithms and heuristic evaluation function (HEF) presented by Prof. K.R.Pattipati [8] , can be used to overcome the computation explosion of the optimal sequential testing problem. (6) Where N D is the number of failure states detected in under given conditions, N L is the number isolated to given L failure states, N is total number of failure states occurred in specific time, and they can all be obtained in optimal test algorithms.
Other Testability indexes
Some other indexes such as average ambiguity group size, max ambiguity group size, unused tests, computation time, etc. is also important to evaluate the system testability, which are defined in reference [4] [5] [6] [7] 10] .
Examples analysis
The system testability analysis process is illustrated for USB-GPIB interface circuit with TEAMS toolbox [10] . Figure 1 , CY68013 chip made by Cypress Corporation is adopted to interpret USB Protocol and NAT 9914 chip made by NI Corporation is used to interpret GPIB Protocol.
Multisignal model Scheme of USB-GPIB controller is shown in
The multisignal model for USB-GPIB controller is created as Figure. 2 to describe the eight signal lines between NAT 9914 chip and 74LS162, 74LS160 bus transceiver, and the DIO (1-8) data line of 74LS160.
The multisignal model dependence matrix of the controller is shown in Table . 1, in which rows represent faulty states of the system, Columns represent tests, D0-D7 (G) stands the general failure for D0-D7 component and D0-D7 (G) indicates the function failure for D0-D7 component. "1"in the matrix means that the test of corresponding column can detect that the faulty states of corresponding row fails, otherwise "0" indicate the test can not detect the corresponding fault state.
Testability analysis
The testability for the controller is analysed using TEAMS toolbox. Suppose one and only one component of the controller fails and the prior probability of each component failure is equal. To disclose the effect of test cost on the total test cost for the program, three conditions I/II/III with different test cost vector listed in Table 2 are considered.
According to condition I, the optimal test program and the reducing progress of suspected set is shown Figure.3 , in which the rectangles represent suspected failure sources set, Y stands for pass for the test outcome, N stands for test failure. The optimal expected test cost is 3.43, FDR is 100%, FIR L=1 is 58.75% and the time for generating the optimal test program is less than 0.1 second (the computer is Intel Celeron VI 2.5G, 256MRAM). The detail results for the three conditions I/II/III is listed in Table 3 , from which it shows that the optimal test program cost increases with test cost increase and that the test cost has nothing to do with some other indexed such as FDR, FIR, Unused test, etc. 
Conclusion
The testability method has important significance to improve diagnostic capability for complex electronic devices. The experiment results show that the multisignal modeling method is very simple, the testability analysis speed based on multisignal model is rapid and the proposed indexes are very important to evaluate the testability.
